Abstract-Local search metaheuristics (LSMs) are efficient methods for solving complex problems in science and industry. They allow significantly to reduce the size of the search space to be explored and the search time. Nevertheless, the resolution time remains prohibitive when dealing with large problem instances. Therefore, the use of GPU-based massively parallel computing is a major complementary way to speed up the search. However, GPU computing for LSMs is rarely investigated in the literature. In this paper, we introduce a new guideline for the design and implementation of effective LSMs on GPU. Very efficient approaches are proposed for CPU-GPU data transfer optimization, thread control, mapping of neighboring solutions to GPU threads, and memory management. These approaches have been experimented using four well-known combinatorial and continuous optimization problems and four GPU configurations. Compared to a CPU-based execution, accelerations up to Â80 are reported for the large combinatorial problems and up to Â240 for a continuous problem. Finally, extensive experiments demonstrate the strong potential of GPU-based LSMs compared to cluster or grid-based parallel architectures.
INTRODUCTION
R EAL-WORLD optimization problems are often complex and NP-hard. Their modeling is continuously evolving in terms of constraints and objectives, and their resolution is CPU time consuming. Although near-optimal algorithms such as metaheuristics (generic heuristics) make it possible to reduce the temporal complexity of their resolution, they fail to tackle large problems satisfactorily. GPU computing has recently been revealed effective to deal with timeintensive problems [1] . Our challenge is to rethink the design of metaheuristics on GPU for solving large-scale complex problems with a view to high effectiveness and efficiency. Metaheuristics are based on the iterative improvement of either single solution (e.g., Simulated Annealing or Tabu Search) or a population of solutions (e.g., evolutionary algorithms) of a given optimization problem. In this paper, we focus on the first category, i.e., local search metaheuristics. This class of algorithms handles a single solution which is iteratively improved by exploring its neighborhood in the solution space. The neighborhood structure depends on the solution encoding which could mainly be a binary encoding, a vector of discrete values, a permutation, or a vector of real values.
For years, the use of GPU accelerators was devoted to graphics applications. Recently, their use has been extended to other application domains [2] (e.g., computational science) thanks to the publication of the [3] Compute Unified Device Architecture (CUDA) development toolkit that allows GPU programming in C-like language. In some areas such as numerical computing [4] , we are now witnessing the proliferation of software libraries such as CUBLAS for GPU. However, in other areas such as combinatorial optimization, the spread of GPU does not occur at the same pace. Indeed, there only exists few research works related to evolutionary algorithms on GPU [5] , [6] , [7] .
Nevertheless, parallel combinatorial optimization on GPU is not straightforward and requires a huge effort at design as well as at implementation level. Indeed, several scientific challenges mainly related to the hierarchical memory management have to be achieved. The major issues are efficient distribution of data processing between CPU and GPU, thread synchronization, optimization of data transfer between the different memories, the capacity constraints of these memories, etc. The main purpose of this paper is to deal with such issues for the redesign of parallel LSM models in order to solve large scale optimization problems on GPU architectures. We propose a new generic guideline for building efficient parallel LSMs on GPU.
Different contributions and salient issues are dealt with: 1) defining an effective cooperation between CPU and GPU, which requires to optimize the data transfer between the two components; 2) GPU computing is based on hyperthreading (massively parallel multithreading), and the order in which the threads are executed is not known. Therefore, on the one hand, an efficient thread control must be applied to meet the memory constraints. On the other hand, an efficient mapping has to be defined between each neighboring candidate solution and a thread designated by a unique identifier assigned by the GPU runtime; 3) the neighborhood has to be placed efficiently on the different memories taking into account their sizes and access latencies.
To validate the approaches, four optimization problems with different encodings have been considered on GPU: the quadratic assignment problem (QAP) [8] , the permuted perceptron problem (PPP) [9] , the traveling salesman problem (TSP) [10] , and the continuous Weierstrass function [11] . QAP and TSP are permutation problems; PPP is based on the binary encoding, and the Weierstrass function is represented by a vector of real values. The proposed work has been experimented on the four problems using four GPU configurations. These latter have different performance capabilities in terms of threads that can be created simultaneously and memory caching.
The remainder of the paper is organized as follows: Section 2 highlights the principles of parallel LSMs. Section 3 describes generic concepts for designing parallel LSMs on GPU. In Section 4, parallelism control through efficient mappings between state-of-the-art LSM structures and GPU threads model is performed. A thorough examination of the GPU memory management adapted to LSMs is conducted in Section 5. Section 6 reports the performance results obtained for the implemented problems. Finally, a discussion and some conclusions of this work are drawn in Section 7.
PARALLEL LOCAL SEARCH METAHEURISTICS

Principles of Local Search Metaheuristics
LSMs are search techniques that have been successfully applied for solving many real and complex problems. They could be viewed as "walks through neighborhoods" meaning search trajectories through the solutions domains of the problems at hand. The walks are performed by iterative procedures that allow to move from one solution to another (see Algorithm 1). A LSM starts with a randomly generated solution. At each iteration of the algorithm, the current solution is replaced by another one selected from the set of its neighboring candidates, and so on. An evaluation function associates a fitness value to each solution indicating its suitability to the problem. Many strategies related to the considered LSM can be applied in the selection of a move: best improvement, first improvement, random selection, etc. A survey of the history and a state-of-the-art of LSMs can be found in [12] .
Solution Representation
Designing any iterative metaheuristic requires an encoding of a solution. The representation plays a leading role in the efficiency and effectiveness of any LSM. It must be suitable and relevant to the optimization problem at hand. Moreover, the quality of a representation has a considerable influence on the efficiency of the search operators applied on this representation (neighborhood). Four main encodings in the literature can be highlighted: binary encoding (e.g., Knapsack, SAT), vector of discrete values (e.g., location problem, assignment problem), permutation (e.g., TSP, scheduling problems) and vector of real values (e.g., continuous functions). Fig. 1 illustrates an example of each representation.
Parallel Models of Local Search Metaheuristics
Various algorithmic issues are being studied to design efficient LSMs. These issues commonly consist in defining new move operators, parallel models, and so on. Parallelism naturally arises when dealing with a neighborhood, since each of the solutions belonging to it is an independent unit. Performance of LSMs is thus remarkably improved when running in parallel.
Three major parallel models for LSMs can be distinguished: solution level, iteration level and algorithmic level (see Fig. 2 )
. Solution-level parallel model. The focus is on the parallel evaluation of a single solution. This model is particularly appealing when the evaluative function can itself be parallelized as it is CPU time consuming and/or IO intensive. In that case, the function can be viewed as an aggregation of partial functions. . Iteration-level parallel model. This model is a low-level Master-Worker model that does not alter the behavior of the heuristic. Evaluation of the neighborhood is made in parallel. At the beginning of each iteration, the master duplicates the current solution between parallel nodes. Each of them manages a number of candidates, and the results are returned back to the master. . Algorithmic-level parallel model. Several LSMs are simultaneously launched for computing robust solutions. They may be heterogeneous or homogeneous, independent or cooperative, started from the same or different solution(s), and configured with the same or different parameters.
GPU Computing for Local Search Metaheuristics
During these two last decades, different parallel approaches and implementations have been proposed for LSM algorithms using Massively Parallel Processors [13] , Clusters of Workstations (COWs) [14] , [15] , [16] and Shared Memory or SMP machines [17] , [18] . These contributions have been later revisited for large-scale computational grids [19] . These architectures often exploit the coarse-grained asynchronous parallelism based on work stealing. This is particularly the case for computational grids. To overcome the problem of network latency, the grain size is often increased, limiting the degree of parallelism.
Recently, GPU accelerators have emerged as a powerful support for massively parallel computing. Indeed, these architectures offer a substantial computational horsepower and a remarkably high memory bandwidth compared to CPU-based architectures. Since more transistors are dedicated to data processing rather than data caching and flow control, GPU is reserved for compute intensive and highly parallel computations. Reviews of GPU architectures can be found in [1] , [20] .
The parallel evaluation of the neighborhood (iterationlevel) is a Master-Worker and a problem-independent, regular data-parallel application. Therefore, GPU computing is highly efficient in executing such synchronized parallel algorithms that involve regular computations and data transfers.
In general, for distributed architectures, the global performance in metaheuristics is limited by high communication latencies while it is just bounded by memory access latencies in GPU architectures. Indeed, when evaluating the neighborhood in parallel, the main drawback in distributed architectures is the communication efficiency. GPUs are not that versatile.
However, since the execution model of GPUs is purely SIMD, it may not be well adapted for few irregular problems in which the execution time cannot be predicted at compile time and varies during the search. For instance, this happens when the evaluation cost of the objective function depends on the solution. When dealing with such problems in which the computations or the data transfers become irregular or asynchronous, parallel and distributed architectures such as COWs or computational grids may be more appropriated.
DESIGN OF PARALLEL LOCAL SEARCH METAHEURISTICS ON GPU
In this section, the focus is on the redesign of the iterationlevel parallel model presented in Section 2.3.
Generation of the Neighborhood
The GPU has its own memory and processing elements that are separate from the host computer. Thereby, CPU/GPU communication might be a serious bottleneck in the performance of GPU applications. One of the crucial issues is to optimize the data transfer between the CPU and the GPU. Regarding LSMs, these copies represent the solutions to be evaluated. In other words, one has to say where the neighborhood must be generated. For doing that, there are basically two approaches:
. Generation of the neighborhood on CPU and its evaluation on GPU. At each iteration of the search process, the neighborhood is generated on the CPU side. Its associated structure storing the solutions is copied on GPU. Thereby, the data transfers are essentially the set of neighboring solutions copied from the CPU to the GPU. This approach is straightforward since a thread is automatically associated with its physical neighbor representation. . Generation of the neighborhood and its evaluation on GPU. In the second approach, the neighborhood is generated on GPU. It implies that no explicit structure needs to be allocated. This is achieved by considering a neighbor as a slight variation of the candidate solution which generates the neighborhood. Thereby, only the representation of this candidate solution must be copied from the CPU to the GPU. The benefit of such an approach is to reduce drastically the data transfers since the whole neighborhood does not have to be copied. However, finding a mapping between a thread and a neighbor might be challenging. Such an issue will be discussed in Section 4.2. The first approach is easier, but it will end in a lot of data transfers for large neighborhoods, leading to a great loss of performance. That is the reason why, in the rest of the paper, we will consider the second approach. An experimental comparison of the two approaches is broached in Section 6.
The Proposed GPU-Based Algorithm
Adapting traditional LSMs to GPU is not an easy task. We propose a methodology to adapt LSMs on GPU in a generic way (see Algorithm 2). for each neighbor in parallel do 13:
Incremental evaluation of the candidate solution 14:
Insert the resulting fitness into the fitnesses structure 15:
end for 16:
Copy the fitnesses structure on CPU memory 17:
Specific LSM selection strategy on the fitnesses structure 18:
Copy the chosen solution on GPU memory 20:
Copy additional structures on GPU memory 21: until a stopping criterion satisfied First of all, at initialization stage, memory allocations on GPU are made: data inputs and candidate solution of the given problem (lines 4 and 5). A structure has to be allocated for storing the results of the evaluation of each neighbor (fitnesses structure) (line 6). Additional structures, which are problem dependent, might be allocated to facilitate the computation of neighbors evaluations (line 7). Second, problem data inputs, initial candidate solution and additional structures associated with this solution have to be copied onto the GPU (lines 8 to 10). Third, comes the parallel iteration level on GPU, in which each neighboring solution is generated (parallelism control), evaluated (memory management) and copied into the fitnesses structure (from lines 12 to 15). Fourth, the order in which candidate neighbors are evaluated is undefined, then the fitnesses structure has to be copied to the host CPU (line 16). Then, a solution selection strategy is applied to this structure (line 17): the exploration of the neighborhood fitnesses structure is carried out by the CPU in a sequential way. Finally, after a new candidate has been selected, this latter and its additional structures are copied to the GPU (lines 19 and 20) . The process is repeated until a stopping criterion is satisfied.
This methodology is well adapted to any deterministic LSMs. Its applicability does not stand on any assumption.
Additional Data Transfer Optimization
In some LSMs such as Hill Climbing or Variable Neighborhood Descent, the selection operates on the minimal fitness for finding the best solution. Therefore, only one value of the fitnesses structure has to be copied from the GPU to the CPU. However, finding the proper minimal fitness in parallel on GPU is not direct. To deal with this issue, adaptation of parallel reduction techniques [21] for each thread block must be considered. Thus, by using local synchronizations between threads in a given block via the shared memory, one can find the minimum of a given structure. The complexity of such an algorithm is in Oðlog 2 ðnÞÞ, where n is the size of each threads block. The benefits of such a technique for LSMs will be pointed out in Section 6.
PARALLELISM CONTROL OF LOCAL SEARCH METAHEURISTICS ON GPU
In this section, the focus is on the neighborhood generation to control the threads parallelism.
Thread Control
From a hardware point of view, GPU multiprocessor is based on thread-level parallelism to maximize the exploitation of its functional units. Each processor device on GPU supports the single program multiple data (SPMD) model, i.e., multiple autonomous processors simultaneously execute the same program on different data. For achieving this, the kernel is a function callable from the CPU host and executed on the specified GPU device. It defines the computation to be performed by a large number of threads, organized in thread blocks. The multiprocessor executes threads in groups of 32 threads called warps. Blocks of threads are partitioned into warps that are organized by a scheduler at runtime. Hence, one of the key points to achieve high performance is to keep the GPU multiprocessors as active as possible. Latency hiding depends on the number of active warps per multiprocessor, which is implicitly determined by the execution parameters along with register constraints. That is the reason why, it is necessary to use threads and blocks in a way that maximizes hardware utilization. This is achieved with two parameters: the number of threads per block and the total number of threads. In general, threads per block should be a multiple of the warp size (i.e., 32 threads) to avoid wasting computation on underpopulated warps.
Regarding the execution of a LSM on GPU, it consists in launching a kernel with a large number of threads. In this case, one thread is associated with one neighbor. However, for an extremely large neighborhood set, some experiments might not be conducted. The main issue is then to control the number of threads to meet the memory constraints like the limited number of registers to be allocated to each thread. As a result, on the one hand, having an efficient thread control will prevent GPU programs from crashing. On the other hand, it will allow to find an optimal number of threads required at launch time to obtain the best multiprocessor occupancy. Different works [22] , [23] have been investigated for parameters autotuning. The heuristics are a priori approaches which consist in enumerating all the different values of the two parameters (threads per block and number of threads). Such approaches are too much time consuming and are not well adapted to LSMs.
We propose in Algorithm 3 a dynamic heuristic for parameters autotuning. The main idea of this approach is to send threads by "waves" to the GPU kernel to perform the parameters tuning during the first LSM iterations. Thereby, the time measurement for each selected configuration, according to a certain number of trials (lines 5 to 14), will deliver the best configuration parameters. Regarding the number of threads per block, as quoted above, it is set as a multiple of the warp size (see line 19) . The starting total number of threads is set as the nearest power of 2 of the solution size, as well. For decreasing the total number of configurations, the algorithm terminates when the logarithm of the neighborhood size is reached. In some cases, the kernel execution will fail since too many threads are requested. Therefore, a fault-tolerance mechanism is provided to detect such a situation (from lines 8 to 12). In this case, the heuristic terminates and returns the best configuration parameters previously found. LSM iteration pre-treatment on host side 7:
Generation and evaluation kernel on GPU
8:
if GPU kernel failure then 9:
Restore (best_nb_threads); 10:
Restore (best_nb_threads_block); 11:
Exit procedure 12:
end if 13:
LSM iteration post-treatment on host side 14:
until The only parameter to determine is the number of trials per configuration. The more this value is, the more will be accurate the overall tuning at the expense of an extra computational time. The benefits of the thread control will be presented in Section 6.
Efficient Mapping of Neighborhood Structures on GPU
The neighborhood structures play a crucial role in the performance of LSMs and are problem dependent. As quoted above, a kernel is launched with a large number of threads which are provided with a unique id. As a consequence, the main difficulty is to find an efficient mapping between a GPU thread and LSM neighboring solutions. The answer is dependent of the solution representation. In the following, we provide a methodology to deal with the main structures of the literature.
Binary Encoding
In a binary representation, a solution is coded as a vector of bits. The neighborhood representation for binary problems is usually based on Hamming distance (see Fig. 3 ). A neighbor of a given solution is obtained by flipping one bit of the solution.
Mapping between LSM neighborhood encoding and GPU threads is fairly trivial. Indeed, on the one hand, for a binary vector of size n, the size of the neighborhood is exactly n. On the other hand, threads are provided with a unique id. That way, a thread is directly associated with at least one neighbor.
Discrete Vector Representation
Discrete vector representation is an extension of binary encoding using a given alphabet AE. In this representation, each variable acquires its value from the alphabet AE. Assuming that the cardinality of the alphabet AE is k, the size of the neighborhood is ðk À 1Þ Â n for a discrete vector of length n. Fig. 4 illustrates an example of discrete representation with n ¼ 3 and k ¼ 5.
Let id be the identity of the thread corresponding to a given candidate solution of the neighborhood. Compared to the initial solution which allowed to generate the neighborhood, id=ðk À 1Þ represents the position which differs from the initial solution and id%ðk À 1Þ is the available value from the ordered alphabet AE. Therefore, such a mapping is possible.
Vector of Real Values
For continuous optimization, a solution is coded as a vector of real values. A usual neighborhood for such a representation consists in discretizing the solution space. The neighborhood is defined in [24] by using the concept of "ball." A ball Bðs; rÞ is centered on s with radius r; it contains all points s 0 such that ks 0 À sk r. A set of balls centered on the current solution s is considered with radius h 0 , h 1 ; . . . ; h m .
Thus, the space is partitioned into concentric "crowns" C i ðs; h iÀ1 ; h i Þ such that C i ðs; h iÀ1 ; h i Þ ¼ s 0 jh iÀ1 ks 0 À sk h i . The m neighbors of s are chosen by random selection of one point inside each crown C i for i varying from 1 to m (see Fig. 5 ). This can be easily done by geometrical construction. The mapping consists in associating one thread with at least one neighbor corresponding to one point inside each crown.
Permutation Representation
2-Exchange Neighborhood
Building a neighborhood by pairwise exchange operations is a typical way for permutation problems. For a permutation of length n, the size of the neighborhood is nÂðnÀ1Þ 2
. Fig. 6 illustrates a permutation representation and its associated neighborhood.
Unlike the previous representations, in the case of a permutation encoding, the mapping between a neighbor and a GPU thread is not straightforward. Indeed, on the one hand, a neighbor is composed of two indexes (a swap in a permutation). On the other hand, threads are identified by a unique id. Consequently, one mapping has to be considered to transform one index into two ones. In a similar way, another one is required to convert two indexes into one. , where n is the permutation size.
Proposition 2 (One-to-Two Index Transformation). Given fði; jÞ the index of the element in the neighborhood representation, the corresponding index i is equal to
and j is equal to fði; jÞ À i Â ðn À 1Þ þ iÂðiþ1Þ 2 þ 1 in the permutation representation, where n is the permutation size and m the neighborhood size.
The proofs of two-to-one and one-to-two index transformations can be found in Appendices A.1 and A.2, which can be found on the Computer Society Digital Library at http:// doi.ieeecomputersociety.org/10.1109/TC.2011.206. Another well-known neighborhood for permutation problems is a neighborhood built by exchanging three values. Its full details and mappings are discussed in Appendix A.3, available in the online supplemental material.
MEMORY MANAGEMENT OF LOCAL SEARCH METAHEURISTICS ON GPU
Task repartition between the CPU and the GPU and efficient parallelism control in LSMs have been previously proposed. In this section, the focus is on the memory management. Understanding the GPU memory organization and its related issues is useful to provide an efficient implementation of parallel LSMs.
Memory Coalescing Issues
From a hardware point of view, at any clock cycle, each processor of the multiprocessor selects a half warp (16 threads) that is ready to execute the same instruction on different data. Global memory is conceptually organized into a sequence of 128-byte segments. The number of memory transactions performed for a half warp will be the number of segments having the same addresses as used by that half warp. For more efficiency, global memory accesses must be coalesced, which means that a memory request performed by consecutive threads in a half warp is strictly associated with one segment. If per-thread memory accesses for a single half warp establish a contiguous range of addresses, accesses will be coalesced into a single memory transaction. Otherwise, accessing scattered locations results in memory divergence and requires the processor to produce one memory transaction per thread.
Regarding LSMs, global memory accesses in the evaluation function have a data-dependent unstructured pattern (especially for permutation representation). Therefore, noncoalesced memory accesses involve many memory transactions, which lead to a significant performance decrease for LSMs. Appendix B.1, available in the online supplemental material, exhibits a pattern of coalescing transformation for dealing with intermediate structures used in combinatorial problems.
Notice that, in the Fermi-based GPUs, global memory is easier to access. This is due to the relaxation of the coalescing rules and the presence of L1 cache memory. It means that applications developed on GPU get a better global memory performance on this card.
Texture Memory
The use of texture memory is a solution for reducing memory transactions due to noncoalesced accesses. Texture memory provides a surprising aggregation of capabilities including the ability to cache global memory. Indeed, each texture unit has some internal memory that buffers data from global memory. Therefore, texture memory can be seen as a relaxed mechanism for the threads to access the global memory. Indeed, the coalescing requirements do not apply to texture memory accesses. Thereby, the use of texture memory is well adapted for LSMs for the following reasons: . Data accesses are repeated in the computation of LSM evaluation functions. . This memory is adapted to LSMs since the problem data and the solution representation are read-only values. . Since optimization problem inputs are mostly 2D matrices or 1D solution vectors, cached texture data are laid out so as to give the best performance for 1D/2D access patterns. The use of textures in place of global memory accesses is a totally mechanical transformation. Details of texture coordinate clamping and filtering is given in [3] , [21] . Table 1 summarizes the memory management in accordance with the different LSM structures. The inputs of the problem (e.g., matrix in TSP) and the solution which generates the neighborhood are associated with the texture memory. The fitnesses structure which stores the obtained results for each neighbor is declared as global memory (only one writing operation). Declared variables for the computation of each neighbor are automatically associated with registers by the compiler. Additional complex structures, which are private to a neighbor, will reside in local memory. In the case where these structures are too large to fit into local memory, they are stored in global memory using the coalescing transformation mentioned above. Finally, the shared memory may be used to perform additional reduction operations on the fitness structure to collect the minimal/maximal fitness. A discussion, which explains why its use is not adapted for LSMs, is proposed in Appendix B.2, available in the online supplemental material.
Memory Management
EXPERIMENTATION
In order to validate the approaches presented in this paper, the four problems presented in the introduction have been implemented. As the iteration-level parallel model does not change the semantics of the sequential algorithm, the effectiveness in terms of quality of solutions is not addressed here. Only execution times and acceleration factors are reported in comparison with a single-core CPU.
For the four problems, a Tabu Search has been implemented on GPU. This algorithm enhances the performance of the search by using memory structures. Indeed, the main memory structure called the tabu list represents the history of the search trajectory. In this way, using this list allows to avoid cycles during the search process.
Experiments have been carried out on top of four different configurations. The GPU cards have a different number of cores (respectively, 32, 128, 240, and 448), which determines the number of active threads being executed. The three first cards are relatively modest and old, whereas the last one is a modern Fermi card. The number of global iterations of the Tabu Search is set to 10,000 which corresponds to a realistic scenario in accordance with the algorithm convergence. For the different problems, a singlecore CPU implementation, a CPU-GPU, and a CPU-GPU version using texture memory (GP U tex ) are considered for each configuration. The number of threads per block has been arbitrary chosen to 256 (multiple of 32), and the total number of threads created at runtime is equal to the neighborhood size. The additional thread control to adjust parameters will be specifically applied to some problems. The average time has been measured in seconds for 30 runs. For the sake of clarity, the CPU time is not represented in most tables since it can be deduced. Statistical analysis of all the produced results can be found in Appendix D, available in the online supplemental material.
Application to the Quadratic Assignment Problem
The QAP arises in many applications such as facility location or data analysis. Let A ¼ ða ij Þ and B ¼ ðb ij Þ be n Â n matrices of positive integers. Finding a solution of the QAP is equivalent to finding a permutation ¼ ð1; 2; . . . ; nÞ that minimizes the objective function
The problem has been implemented using a permutation representation. The neighbor evaluation function has a time complexity of OðnÞ, and the number of created threads is equal to nÂðnÀ1Þ 2
. The considered instances are the Taillard instances proposed in [8] . They are uniformly generated and are well known for their difficulty. Results are shown in Table 2 for the four configurations. Noncoalescing memory drastically reduces the performance of GPU implementation on both G80 cards. This is due to high-misaligned accesses to global memories (flows and distances in QAP). Binding texture on global memory allows to overcome the problem. Indeed, from the instance tai30a, using texture memory starts providing positive acceleration factors for both configurations (respectively, Â1:8, Â1:9, Â2:0, and Â2:8). GPU keeps accelerating the search as long as the size grows. Regarding the GTX 280, this card provides twice as many multiprocessors and registers. As a consequence, hardware capability and coalescing rules relaxation lead to a significant speedup (from Â10:9 to Â16:5 for the biggest instance tai100a). The same goes on for the Tesla M2050 where the acceleration factor varies from Â15:7 to Â18:6. However, since this last card provides on-chip memory for L1 cache memory, the benefits of texture memory are less pronounced.
Application to the Permuted Perceptron Problem
In [9] , Pointcheval introduced a cryptographic identification scheme based on the perceptron problem, which seems to be suited for resource-constrained devices such as smart cards. An -vector is a vector with all entries being either þ1 or À 1. Similarly, an -matrix is a matrix in which all entries are either þ1 or À 1. The PPP is defined as follows: Definition 1. Given an -matrix A of size m Â n and a multiset S of nonnegative integers of size m, find an -vector V of size n such that ffðAV Þ j =j ¼ f1; . . . ; mggg ¼ S.
PPP has been implemented using a binary encoding. Part of the full evaluation of a solution can be seen as a matrix-vector product. Therefore, the evaluation of a neighbor can be performed in linear time. Experimental results for a Hamming neighborhood of distance 1 are depicted in Table 3 (m-n instances). From m ¼ 401 and n ¼ 417, the GPU version using texture memory starts to be faster than the CPU one for both configurations (from Â1:7 to Â3:6). Since accesses to global memory in the evaluation function are minimized, the GPU implementation is not much affected by noncoalescing memory operations. Indeed, from m ¼ 601 and n ¼ 617, the GPU version without any texture memory use starts to provide better results (from Â1:1 to Â4). The speedup grows with the problem size augmentation (up to Â12 for m ¼ 1;301, n ¼ 1;317). The acceleration factor for this implementation is significant but not spectacular. Indeed, since the neighborhood is relatively small (n threads), the number of threads per block is not enough to cover fully the memory access latency. To validate this point, a Hamming neighborhood of distance 2 has been implemented. The evaluation kernel is executed by nÂðnÀ1Þ 2 threads. The obtained results from experiments are reported in Table 4 . For the first instance (m ¼ 73, n ¼ 73), acceleration factors of the texture version are already significant (from Â3:6 to Â12:3). As long as the instance size increases, the acceleration factor grows accordingly (from Â3:6 to Â8 for the first configuration). Since a large number of cores are available on both 8800 and GTX 280, efficient speedups can be obtained (from Â10:1 to Â44:1). The application also scales well when performing on the Tesla Fermi card (speedups varying from Â11:7 to Â73:3).
Details about the benefits of coalescing transformation for this problem are discussed in Appendix C.3, available in the online supplemental material. A conclusion from these experiments indicates that parallelization on top of GPU provides a highly efficient way for handling large neighborhoods. The same goes on with a neighborhood based on a Hamming distance 3 (see Appendix C.2, available in the online supplemental material).
Application to the Weierstrass Continuous Function
The Weierstrass functions belong to the class of continuous optimization problems. These functions have been widely used for the simulation of fractal surfaces. According to [11] , Weierstrass-Mandelbrot functions are defined as follows:
Àih sinðb i xÞ with b > 1 and 0 < h < 1: ð1Þ
The parameter h has an impact on the irregularity ("noisy" local perturbation of limited amplitude) and these functions possess many local optima. The problem has been implemented using a vector of real values. The domain definition has been set to À1 x k 1, h has been fixed to 0.25, and the number of iterations to compute the approximation to 100 (instead of 1). Such parameters are in accordance with the one dealt with in [11] . The complexity of the evaluation function is quadratic. The texture optimization is not applied since there are no data inputs in continuous optimization problem. 10,000 neighbors are considered with a maximal radius equals to 1 n where n is the problem dimension. The results obtained for the different configurations are reported in Table 5 for single precision floating point. In comparison with the previous experiments, the first thing that is highlighted concerns the impressive obtained speedups. They alternate from Â39:2 to Â243 according to the different configurations, and they grow with the instance size augmentation. This can be clarified by the fact that there are no data inputs, thus no additional memory access latencies. Table 4 in Appendix C.4, available in the online supplemental material, confirms a similar observation of the performance results when increasing the neighborhood size.
Regarding the quality of solutions, a preliminary study has been investigated in Appendix C.4.1, available in the online supplemental material. It points out the accuracy difference of produced solutions, when using single or double precision floating point.
Application to the Traveling Salesman Problem
Given n cities and a distance matrix d n;n , where each element d ij represents the distance between the cities i and j, the TSP consists in finding a tour which minimizes the total distance. A tour visits each city exactly once.
The chosen representation is a permutation structure. A swap operator for the TSP has been implemented on GPU. The considered instances have been selected among the TSPLIB instances presented in [10] . Table 6 presents the results for the TSP implementation. On the one hand, even if a large number of threads are executed ( nÂðnÀ1Þ 2 neighbors), the values for the first configuration are not significant (acceleration factor from Â1:2 to Â1:5 for the texture version). Indeed, the neighbor evaluation function consists of replacing two to four edges of a solution. As a result, this computation can be given in constant time, which is not enough to hide the memory latency. Regarding the other configurations, using more cores overcomes the issue, and yields a better global performance. Indeed, for the GeForce 8800, with the use of texture memory, accelerations start from Â1:5 with the eil101 instance and grows up to Â4:4 for pr2392. In a similar manner, GTX 280 starts from Â2:3 and goes up to an acceleration factor of Â11 for the fnl4461 instance. Nevertheless, for the three first configurations, for larger instances such as pr2392, fnl4461, or rl5915, the program has provoked an execution error because of the hardware register limitation.
Thread Control
Since the GPU may fail to execute large neighborhoods on large instances, the next experiment consists in highlighting the benefits of thread control presented in Section 4.1. The corresponding heuristic based on thread "waves" has been applied for the TSP previously seen. The value of the tuning parameter (number of trials) has been fixed to 10. Table 7 presents the obtained results.
The first observation concerns the robustness provided by the thread control version for large instances pr2392, fnl4461, and rl5915. Indeed, one can clearly see the benefits of such control since the execution of these instances on GPU has been successfully terminated whatever the used card. Indeed, according to some execution logs, the heuristic detects kernel errors at runtime. Regarding the acceleration factors using the thread control, they alternate between Â1:3 and Â19:9 according to the instance size. Performance improvement in comparison with the standard texture version varies between 1 and 5 percent. This modest improvement comes from the instances size, which is too large. Indeed, the number of iterations for tuning is directly linked to the neighborhood size. Hence, the algorithm may take too many iterations to get a suitable parameters tuning. Table 6 in Appendix C.5, available in the online supplemental material, confirms this point for the PPP. Indeed, the instances dealt with in this problem are smaller leading to a smaller neighborhood size. Therefore, performance improvement varies between 5 and 20 percent, which is quite remarkable. A peak performance of Â81:4 is even obtained for the Tesla Fermi card.
Analysis of the Data Transfers
To validate the performance of our algorithms, we intend to do an analysis of the time consumed by each major operation in two different approaches: 1) the generation of the neighborhood on CPU and its evaluation on GPU; 2) the generation of the neighborhood and its evaluation on GPU (see Section 3.1 for more details).
For the experiments, only the third configuration with the GTX 280 card and the texture optimization are considered in both versions. Table 8 details the time spent by each operation in the two approaches by using a neighborhood based on a Hamming distance of 2.
For the first approach, most of the time is devoted to data transfer. Indeed, it accounts for nearly 75 percent of the execution time. As a consequence, such an approach is terribly worthless since the time spent on the data transfers dominates the whole algorithm. The produced measures of the speedup repeat the previous observations. Indeed, since the amount of data transferred tends to grow as the size increases, the acceleration factors diminish with the instance size (from Â3:3 to Â0:6). Furthermore, the algorithm could not be executed for larger instances since it exceeds the maximal amount of global memory.
TABLE 7 Measures of the Benefits of Applying Thread Control
The TSP is considered.
TABLE 8 Measures of the Benefits of Generating the Neighborhood on GPU on the GTX 280
The PPP is considered.
A conclusion to this analysis highlights that the neighborhood should be generated on GPU. The same goes on for a Hamming distance of 1 ( Table 7 in Appendix C.6, available in the online supplemental material).
Additional Data Transfer Optimization
Another point concerns the data transfer from the GPU to the CPU. Indeed, in some LSMs such as Hill Climbing, there is no need to transfer the entire fitnesses structure and further optimization is possible. The next experiment consists in comparing two GPU-based approaches of the Hill Climbing algorithm. This latter LSM iteratively improves a solution by selecting the best neighbor. The algorithm terminates when it cannot see any improvement anymore.
In the first approach, the standard GPU-based algorithm is considered, i.e., the fitnesses structure is copied back from the GPU to the CPU. In the second one, at each iteration, a reduction operation is iterated on GPU to find the minimum of all the fitnesses.
Since the Hill Climbing heuristic rapidly converges, a global sequence of 100 Hill Climbing algorithms have been considered. Results for the PPP considering two different neighborhoods are reported in Table 9 . Regarding the version using a reduction operation (GP U texR ), significative improvements in comparison with the standard version (GP U tex ) are observed. For example, for the instance m ¼ 73 and n ¼ 73, in the case of nÂðnÀ1Þ 2 neighbors, the speedup is equal to Â15:1 for the version using reduction and Â12:6 for the other one. Such improvement between 10 and 20 percent is maintained for most of the instances. A peak performance is reached with the instance m ¼ 1;301 and n ¼ 1;317 (Â53:7 for GP U T exR against Â49:5 for GP U tex ).
An analysis on the average percentage of the time consumed by each operation can clarify this improvement (see Table 8 in Appendix C.7, available in the online supplemental material).
Comparison with Other Parallel and Distributed Architectures
During the last decade, COWs and computational grids have been largely deployed to provide standard highperformance computing platforms. Hence, it will be interesting to compare the performance provided by GPU computing with such heterogeneous architectures in regards with LSMs. For the next experiments, we propose to compare each GPU configuration with COWs then with computational grids. For doing a fair comparison, the different architectures should have the same computational power. Table 9 in Appendix C.8, available in the online supplemental material, presents the different machines used for the experiments.
From an implementation point of view, a hybrid OpenMP/MPI version has been produced to take advantage of both multicore and distributed environments. Such a combination has widely proved in the past its effectiveness for multilevel architectures [25] . The PPP using a neighborhood based on a Hamming distance of 2 is considered on the two architectures. A Myri-10G gigabit ethernet connects the different machines of the COWs. For the workstations distributed in a grid organization, experiments have been carried out on the high-performance computing Grid'5000, respectively, involving two, five, and seven French sites. The accelerations factors are established from the singlecore CPU used for the previous experiments. Table 10 presents the produced results for this architecture. Whatever the used configuration, the acceleration factors keeps growing up until reaching a particular instance, then it immediately decreases with the instance size. For example, for the second configuration, the acceleration factors begin from Â1:6 until reaching a peak value of Â11:3 for the instance m ¼ 401 and n ¼ 417. After, the speedups start decreasing until reaching the value Â8:4. This behavior can be elucidated by the following reason: a performance improvement can be made as long as the part reserved to the partitions evaluation (worker) is not too much dominated by the communication time. An analysis of the time spent to transfers including synchronizations confirms this fact (see Table 10 in Appendix C.8.2, available in the online supplemental material, for the three first configurations).
Regarding the overall performance, whatever the instance size, acceleration factors are less important than their GPU counterparts. For COWs, these acceleration factors diversify from Â0:4 to Â21:2 whereas for GPUs they alternate from Â3:6 to Â73:3.
All the previous observations made for COWs are valid when dealing with workstations distributed in a grid organization. In general, the overall performance is less significant than COWs for a comparable computational horsepower. Indeed, the acceleration factors vary from Â0:3 to Â16:1. This performance diminution is explained by the growth of the communication time since clusters are distributed among different sites. An analysis of the time dedicated to transfers in Table 11 in Appendix C.8.3 (for the three first configurations), available in the online The PPP is considered for two different neighborhoods using 100 Hill Climbing algorithms.
supplemental material, confirms this observation. A conclusion of these experiments indicates that parallelization of LSMs on top of GPUs is much more efficient for dealing with parallel regular applications.
DISCUSSION AND CONCLUSION
High-performance computing based on the use of GPUs has been recently revealed to be a good way to provide an important computational power. However, the exploitation of parallel models is not trivial and many issues related to the GPU memory hierarchical management of this architecture have to be considered. To the best of our knowledge, GPU-based parallel LSM approaches have never been deeply and widely investigated.
In this paper, a new guideline has been established to design and implement efficiently LSMs on GPU. In this methodology, efficient mapping of the iteration-level parallel model on the hierarchical GPU is proposed. First, the CPU manages the whole search process and allows the GPU to be used as a coprocessor dedicated to intensive calculations. Then, the purpose of the parallelism control is 1) to control the generation of the neighborhood to meet the memory constraints; 2) to find efficient mappings between neighborhood candidate solutions and GPU threads. Finally, code optimization based on texture memory and memory coalescing is applied to the evaluation function kernel. The redesign of the parallel LSM iteration-level model on GPU is a good fit for deterministic LSMs such as Hill Climbing, Tabu Search, Variable Neighborhood Search, and Iterated Local Search.
Apart from being generic, we proved the effectiveness of our methodology through extensive experiments. In particular, we showed that it enables to gain up on modest GPU cards to a factor of Â50 in terms of acceleration (compared with a single-core architecture) when deploying it for well-known combinatorial instances and up to Â140 for a continuous problem. In addition to this, experiments indicate that the approach performed on these problems scales well with last GPU cards (respectively, up to Â80 and up to Â240 with a Tesla Fermi card).
For a same computational power, GPU computing is much more efficient than COWs and grids for dealing with data-parallel regular applications. Indeed, the main issue in such parallel and distributed architectures is the communication cost. This is due to the synchronous nature of the parallel LSM iteration-level model. However, since GPUs follows a SIMD execution model, it might not be well adapted for few irregular problems (e.g., [26] ). When dealing with such problems in which the computations become asynchronous, using COWs or computational grids might be more relevant.
With the arrival of GPU resources in COWs and grids, the next objective is to investigate the conjunction of GPU computing and distributed computing to exploit fully and efficiently the hierarchy of parallel models of metaheuristics. The challenge is to find the best mapping in terms of efficiency and effectiveness of the hierarchy of parallel models on the hierarchy of CPU-GPU resources provided by heterogeneous architectures. Heterogeneous computing with OpenCL [27] will be the key to address a range of fundamental parallel algorithms on multiple platforms.
We are currently integrating the GPU-based redesign of LSMs in the ParadisEO platform [28] . This framework was developed for the reusable and flexible design of parallel metaheuristics dedicated to the mono and multiobjective optimization. The Parallel Evolving Objects module of ParadisEO includes the well-known parallel and distributed models for metaheuristics such as LSMs. This module will be extended with multicore GPU-based implementations.
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